

free, RZ data operation of both MZI-SOA and separate absorption and modulation (SAM) tunable device types has been achieved (Figure 2). In addition, fully integrated packet forwarding chips (PFC), operating with 40 Gbps payloads and 10 Gbps labels have been successfully demonstrated and used in optical switch demonstrations,[1].




Figure 2 – (a) PFC - Bit error rate results for 40 Gbps RZ operation (b) SAM - Bit error rate results for 40 Gbps NRZ operation

In SAM devices, a transmitter and a preamplified photodiode are monolithically integrated on a single chip. The photodiode is directly connected to the modulator through an on-chip terminated traveling wave electrode, allowing the photocurrent from an absorbed input signal to directly drive an optical modulator. Since the photodiode produces enough photocurrent to drive the optical modulator there is no need for any electrical amplification. Due to the spatial separation of the receiver and transmitter waveguides, SAM wavelength converters have no optical filtering requirements. Additionally, bit rate transparent operation had been achieved [6].

3. Monolithic Mode-Locked Lasers

Mode locked lasers (MLLs) are key components for 3R regeneration applications in optical networks. Some qualities of MLLs utilized in optical clock recovery are their ability to perform jitter reduction, pulse reshaping, and amplification. Since the frequency of mode locking is determined by the cavity length, traditional MLLs with cleaved facets are not reproducible at a specific frequency. Thus, special MLL designs, with non-facet determined cavities and compatible with further integration into complex 3R PICs, such as [10], are of particular interest.

Previously, our team members have experimentally demonstrated optical clock recovery using a novel mode-locked laser (MLL) [8] monolithically integrated with an output semiconductor optical amplifier. The laser’s distributed Bragg reflector (DBR) mirror positions are determined using lithography, allowing for mode locking and clock recovery at the exact frequency of the design (35.00 GHz), which is easily scalable to 40 GHz or higher. More recent work in this area has yielded an integrated InGaAsP/InP ring mode-locked laser with a gain flattening filter that doubles the locking bandwidth and decreases the pulse width from 840fs to 620fs [9], shown in Figure 3. The laser design and fabrication platform are compatible with other photonic integrated circuit components, enabling integrated signal processing using these MLLs in the future.




Figure 3 – (left) Electron micrograph of a mode-locked laser with an integrated Mach-Zehnder gain filter for flattening. (right) Optical spectra and pulse shapes and widths with the optical filter turned on, and off.

4. Optical Switches

Monolithic integration of a fast switch fabric for an optical router has been performed by incorporating 8 MZI-SOA tunable wavelength converters operating at 40 Gbps and an arrayed waveguide grating on a single chip [10]. The Monolithic Tunable Optical Router (MOTOR) chip contains more than 200 integrated functional elements. The device schematic, and the bit error rate measurements at 40 Gbps are shown in Figure 4. The integration platform supports both active and low-loss elements using a novel, single regrowth, quantum-well intermixing approach. This

OThY1.pdf

platform allowed us to reduce absorption losses in the AWGR and delay line regions by exploiting an undoped InP setback layer in the passive sections of the device while optimizing active functions. The chip has 3 different waveguide types: a surface ridge waveguide design in the wavelength converter section, a high-contrast deeply etched waveguide in the delay line for compactness, and a buried rib waveguide in the AWGR region for low scattering losses.





Figure 4 – Photograph of fabricated 8-channel MOTOR device; Bit error rate testing results, showing error-free operation at 40 Gbps

5. Integrated Optical Buffers

The realization of practical optical memory elements to resolve packet contention is necessary before optical routers can become viable. The most successful optical buffering demonstrations have used either feedback or feed-forward buffers, many of which implement two-by-two or one-by-two switches [7]. We have developed a simple recirculating buffer that operates without additional control components in the delay loop. Up to 184 ns of storage was demonstrated with greater than 98% packet recovery for 40 Gb/s, 40-byte packets, Figure 3. To the authors' knowledge, this device has the best performance for a buffer approach amenable to integration. Further work on all photonic chip based buffers is underway.





Figure 5 (top-left) Schematic of 2x2 switch with amplifiers (bottom left) SEM image of the switch affixed and wire-bonded to a submount (right) Packet recovery of 98% for up to 8 circulations (184 ns delay).

This work is supported by DARPA and the Army under contract #W911NF-04-9-0001.

5. References

- [1] D. Wolfson et al., "All-optical asynchronous variable-length optically labeled 40 Gbps packet switch," presented at the ECOC'05, Eur. Conf. Opt. Commun., Glasgow, Scotland, 2005.
- [2] J. Gripp et al., *Journal of Optical Networking*, v 5, n 8, Aug. 2006, p 589-97
- [3] L. Johansson et al., "Dual Laser Fast Wavelength Switched Optical Transmitter", IEEE Avionics, Fiber Optics and Photonics Conference, Denver 2010.
- [4] V. Lal et al., *Selected Topics in Quantum Electronics*, IEEE Journal of, vol. 13, no. 1, pp. 49–57, 2007.
- [5] A. Tauke-Pedretti et al., *IEEE Journal of Lightwave Technology*, v 26, n 1, Jan. 2008
- [6] M.M. Dummer, et al., OFC/NFOEC, OThG3, San Diego, CA (March 22-26, 2009)
- [7] Emily F. Burmeister et al., *Optics Express*, Vol. 17, Issue 8, pp. 6629-6635 (2009).
- [8] B. R. Koch et al., *IEEE Photonics Technology Letters*, v 19, n 9, May 2007
- [9] J. S. Parker et al., "Integrated 30GHz passive ring mode-locked laser with gain flattening filter", International Semiconductor Laser Conference, Japan 2010
- [10] S.C. Nicholes, et al., "Integration Technologies for an 8x8 InP-Based Monolithic Tunable Optical Router with 40Gb/s Line Rate per Port", Indium Phosphide and Related Materials Conference, Kagawa, Japan, 2010